
Si1141/42/43
IRQ_STATUS @ 0x21
Bit
7
6
5
4
3
2
1
0
Name
Type
CMD_INT
RW
PS3_INT
RW
PS2_INT
RW
PS1_INT
RW
ALS_INT
RW
Reset value = 0000 0000
Bit
7:6
5
4
3
2
1:0
Name
Reserved
CMD_INT
PS3_INT
PS2_INT
PS1_INT
ALS_INT
Function
Reserved.
Command Interrupt Status.
PS3 Interrupt Status.
PS3 Interrupt Status.
PS1 Interrupt Status.
ALS Interrupt Status. (Refer to Table 13 for encoding.)
Notes:
1. If the corresponding IRQ_ENABLE bit is also set when the IRQ_STATUS bit is set, the INT pin is asserted.
2. When INT_MODE = 0, the host must write '1' to the corresponding XXX_INT bit to clear the interrupt.
3. When INT_MODE = 1, the internal sequencer clears all the XXX_INT bits (and INT pin) automatically unless used with
PS (Parameter Field PSx_IM = 11). Use of INT_MODE = 0 is recommended.
ALS_VIS_DATA0: ALS_VIS_DATA Data Word Low Byte @ 0x22
Bit
7
6
5
4
3
2
1
0
Name
Type
Reset value = 0000 0000
ALS_VIS_DATA[7:0]
RW
Bit
Name
Function
46
7:0
ALS_VIS_DATA[7:0] ALS VIS Data LSB. Once autonomous measurements have started, this register
must be read after INT has asserted but before the next measurement is made.
Refer to AN498 "Designer's Guide" Section 5.6.2 "Host Interrupt Latency."
Rev. 1.3